Most of Exclusive-OR(XOR) 
Introduction
With the growth of very large scale integrated circuit (VLSI) technologies, various types of arithmetic and logic unit (ALU) or memory which can be the massive operation or a large capacity memory were proposed. Also, the reduction of feature sizes and the increase of processing power have been successfully achieved by this technology [2] [3] [4] [5] [6] [7] [8] [9] [10] . However, the development of VLSI technology was reached its peak owing to the fundamental physical limits of CMOS technology. We require new technologies which can overcome this limitation.
A quantum-dot cellular automata (QCA) is one of candidate technologies for the next generation. It is the computing with cellular automata consists of arrays of quantum-dot cells, and basic concepts of it were introduced by Tougaw and Lent [10, 11] . The inherent feature is that logic states are not stored in voltage levels as in digital circuits, but they are represented by a cell. A cell is a nano-scale device capable of encoding data by two-electron configurations The cells must be aligned precisely at nanoscales to provide correct functionality, thus, the proper testing of these devices for manufacturing defects and misalignment plays a major role for quality of circuits. In order to transmit data, QCA uses a clocking technique. It is operated by a tunneling barrier and quasi-adiabatic switching. Depending on the raising or lowering of tunneling barrier, the clocking technique consists of four stages: locking locked, relaxing and relaxed [11] [12] [13] [14] .
In QCA, there are various types of combinational and sequential circuits such as logic gate, adder, multiplexer, decoder, counter, flip flop, ALU and memory [15] [16] [17] [18] [19] [20] [21] [22] [23] . Especially, logic gate has been proposed in various configurations. They are divided into two types depending on using the wire crossing. Conventional types used wire crossing techniques such as coplanar-based, multilayer-based and difference of cell state. But latency of these gates is increased. On the other hand, latest types does not use wire crossing and were based on different types of Boolean algebra equations. Although they latency is less than it of conventional types, structure is not regular and scalable. Moreover, a total latency is increased depending on latency of each logic, when the number of inputs is multiple. Because they proposed just a 2-input logic gate without consideration of scalability or expansion [24] [25] [26] [27] .
In this paper, we design and simulate a 3-input gate using previous 2-input logics on QCA. Like digital logic circuits, 3-input XOR logic gate is to operate an exclusive logical sum of 3-input. As the simulation results, we analyze the efficiency and performance between the proposed and previous techniques by QCADesigner [25, 29] . This paper is organized as follows. Section 2 introduces QCA basic concept and 2-input logic gates. Designed 3-input gates are discussed in section 3. Section 4 simulates mentioned logic gates, and analyzes the efficiency and performance between the proposed and previous techniques. Finally, section 5 gives our conclusions.
Related Works
In this section, we introduce basic concepts of QCA and previous logic gates.
QCA Basic Concept
A typical QCA cell consists of four quantum dots located at each corner of a square as shown in Figure 1 (a). It is expressed by an arbitrary state such as null or ground. When a cell was null state, electrons are moving freely between quantum dots. But, electrons are fixed as an arbitrary position, when a cell was ground state. They tend to attain maximal separation by occupying dots in opposite corners. Two diagonal electron configurations correspond to two energetically equivalent ground states of a cell as shown in Figure 1 is realized by majority gate with one of its inputs fixed to a permanent logic value 0. Similarly, if one of inputs is a constant 1, the majority gate implements a logic function . Thus, an arbitrary QCA circuit can be realized using wire, s and gates [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] . In order to transmit data, QCA uses a clocking technique based on the raising or lowering of tunneling barriers and quasi-adiabatic switching in a cell. The tunneling barriers are typically modulated through four separate stages as shown in Fig. 2 : the locking stage that the tunneling barriers are raising, the locked stage that tunneling barriers are fully raised, and the relaxing stage that tunneling barriers are lowering, and the relaxed stage that tunneling barriers are completely lowered, allowing free electron movement within a cell. In two neighboring cells, data transmissions through two clock zones are performed as shown in Figure 2 . Each cell has a different clock zone. Sequence of clock zone 0 is locking-locked-relaxing-relaxed. But, it of clock zone 2 is relaxedlocking-locked-relaxing. In this case, a difference of cell phase between clock zone 1 and 2 is 90 ∘ . When stages of clock zone 0 and clock zone 1 are locked and locking at the same time, there exists the data transmission from clock zone 0 to clock zone 1 [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] . Each clock zone is called a 'clock', and one cycle consists of four clocks in this paper.
Previous Logic Gates
There are two types of logic gates on QCA according to applying wire crossing techniques. Many typical logic gates has used a wire crossing technique based on a Boolean algebra function as shown in Eq. (1) [24, 25, 28] .
where '⊕', '•' and '+' indicate , and Boolean functions, respectively. ∘ rotated cells. In order to overcome these defeats, Walus and Julian (WJ) proposed a logic gate using multilayer-based wire crossing [25] . It was based on shape of an overpass, and can be more miniaturized because it is not need to rotate cells. Although this technique has some advantages, there are a noise problem between intersection cells in an overpass area and also several things to consider for design and simulation such as the number of layers, crossover and vertical cells. Shin et al. proposed a XOR logic gates using cell state-based wire crossing technique as shown in Fig. 3(a) [28] . It was based on QCA clocking and difference of cell state such as ground and excited. It does not exist noise and any problems such as the number of layers, crossover cells and rotated cells, but latency was increased by one clock.
On the contrary, some other researchers did not use wire crossing techniques [26, 27] . Beigh, et al., proposed various types of XOR logic gate based on different Boolean algebra functions without wire crossing technique as shown in Figure 3 (b) [27] . In order to reduce space and latency of logic gates, positions of input and output are placed inside of structure. Although space and latency of these logics were reduced, there exist additional tasks such like wire crossing or wire connection in order to connect other logics. Moreover, these logic gates are not provide a regularity, flexibility or scalability. In order to design a 3-input logic gate, they used a concept of repeated twice in previous works. But, it demands increasing of latency and cell space.
Proposed 3-Input Gate
In this section, we illustrate a design of 3-input logic gate. We design two types of 3-input logic gates using previous 2-input logic gates. We select two different types of previous 2-input logic gates such as Shin, et al., logic gate as shown in Figure 3 (a) [28] , Beigh, et al., logic gate as shown in Figure 3 (b) [27] . In wire crossing technique, we use a difference of cell state [28] . First logic gate is designed using Shin et al.'s logic gate as shown in Figure 4 . In order to design a logic gate in Figure 4 , it demands two Shin, et al., logic gates. It is expressed by Eq. (2). Second 3-input logic gate is designed as shown in Figure 5 . In order to design a logic gate in Figure 5 , it demands two Beigh, et al., logic gates as shown in Figure 3 (b) and another wire crossing which is required because one input is located inside the gate. It is expressed by Eq. (3).
where ' ⊕ ' is ( ( ( , , 0) ), ( , , 1), 1) in Beigh et al's logic gate. 
Simulation and Analysis
In this section, we have simulated and analyzed two different types of 3-input logic gate using bistable model and QCA Designer [25, 29] . In simulation result of first logic gate as shown in Figure 6 (a), output is always the same result regardless of order of inputs because it was based on • ′ + ′ • Boolean function. But, output of second logic gate as shown in Figure 6 (b) is different depending on the order of inputs because of feature of Eq. (3). So, we have adapted such as ( ⊕ ) ⊕ . As the results, these are shown that designed two gates did not affect surrounding wires, and we obtained accurate output values with high kink energy. Figure 5 ) 136 0. 18 9 In order to estimate an efficiency of typical QCA circuits, we use three terms such as a cell space, the number of used cells and latency. Table 2 shows the detail comparison results of 3-input gate. As you see in Table 2 , all Figure 4 demands more cells, cell space and clocks but it has better scalability compared to Figure 5 which has one input at the inside of circuit. However, two types of 3-input gate are very regular architecture and stable.
Conclusions
In this paper, we designed and simulated two different types of 3-input gate using 2-input logics. First logic gate was more scalable, but second logic gate was more efficient. Simulation was performed by bistable model and QCADesigner. In first logic gate, output has always the same result regardless of the order of inputs while output was different depending on the order of inputs in second logic gate because of inherent feature of equation. However we obtained accurate output values with high kink energy for both circuits.
